Digital Systems is a core course taken by Electrical Engineering, Computer Engineering and Computer Science students worldwide. In this class students learn the building blocks of digital systems and how to put them together to reach larger systems. For implementation purposes, students additionally learn a hardware description language such as VHDL to model their circuits, and then use FPGA chips, cutting-edge technology, to physically build and test their circuits described in VHDL. In this paper we address the challenges faced in teaching VHDL modeling and FPGA synthesis in such an introductory course, and then share our experience in teaching this part of the course. We explain the topics covered in class, we show our lecture slides as well as amount of lecture time to present them to students. Class performance has been encouraging.
Introduction
Digital Systems is a core course taken by Electrical/Computer Engineering (ECE) as well as Computer Science (CS) students worldwide. This course is a must to understand the basics of hardware architecture of revolutionizing microprocessors that are increasingly and inevitably entering our lives especially in the era of IoT, the internet of things.
Digital Systems has 3 one-hour lecture and one 2-hour lab per week in our ECE department. Our academic terms are 10 weeks long. Number of students in this class varies each term, but 15 to 25 should be a reasonable range to describe our class size in general. In this class, "laboratory work" is an irreplaceable portion, where students learn how to physically build circuits. This may be done in different ways: Students place off-the-shelf chips on a breadboard, and wire them up manually. The more sophisticated the circuit is, the more chips, time and space are used. Or, students use cutting edge technology, Field Programmable Gate Arrays (FPGAs), but first they should learn a hardware description language, e.g. VHDL, to write the right code to describe their circuit. Students then use CAD tools to compile and map their code into an FPGA chip, which amazingly takes only a couple seconds! In a 10-week academic term, our students perform 9 lab assignments out of which 7 assignments are VHDL/FPGA-based.
Teaching a first course in VHDL to sophomores is a challenge. Unlike software programming languages, such as C, that ECE students learn in the first year of college, VHDL is a so-called concurrent language; students should understand what concurrency means in this context.
There is a second reason that makes it a challenge to incorporate VHDL in Digital Systems: VHDL is added on top of a course that used to be taught in one academic term by itself. Therefore, topic scheduling becomes more crucial especially if academic terms, such as ours, are only 10 weeks long.
VHDL is a big language; so the third challenge in teaching VHDL is to decide what to teach. We have crafted a 9-chapter manuscript for "Digital Systems". There are two parts in each of Chapters 3 through 9, and one part in each of Chapters 1 and 2. Students learn digital systems' theory in Chapters 1 and 2 as well as Parts I of the rest of the chapters. This is basically what we used to teach before we added the VHDL portion to the course. VHDL modeling and FPGA synthesis of digital systems are covered in Parts II of Chapters 3 through 9. Our paper focusses on the topics and their specific order to teach this portion. (Please note that VHDL modeling and FPGA synthesis of digital circuits is only one portion of this course. So that students get up to 26% for their lab work, up to 17% for the VHDL portion and up to 57% for the non-VHDL portion.) We teach the nine chapters in the order illustrated in the following table. Note that Chapter 5 is covered last to reach the "sequential logic", and therefore be able to do more advanced assignments as soon as possible.
As shown in the above table, Part II of each chapter is taught after Part I of that chapter has been covered. Therefore, the VHDL portion in our class is distributed across the whole academic term. For this portion we spend almost 135 minutes of our class time. Additionally, students spend some 15 minutes on student-oriented class activity: students are provided with a classexercise packet; we stop lecturing at some points, and ask students to work on one or more questions pertaining to the current lecture subtopic to develop a better understanding of the lecture material. We specifically encourage them to either teach each other or learn from each other. We have seen firsthand how enthusiastically students participate in this teaching/learning activity. In a recent survey, we asked a class of 14 students for their opinions about the following statement:
"Class Exercises" are useful. They are a good learning aid. They also help me evaluate myself.
The survey results are shown in the following table:
We also spend some time on the pre-labs.
Our lecture topics are of course found (more or less) in other resources as well [1] - [5] . However, we believe that the sequence of materials, the way that they are presented (especially how they start and how end) and interleaved with the lab assignments, and the amount of time spent on a subtopic can make a difference. And the purpose of this paper is to share our experience with other faculty members who are new to this course, or they feel that their current teaching approach is not efficient enough. Our work is similar to many other works in the literature as pointed out in the next section. One major difference between these works and our work is that we focus more on the teaching details of VHDL rather than explaining the tools that are used in the lab and how they work, or the history of course development, etc.
We have had productive class based on our approach. Students' test results are encouraging. Moreover, our students have done excellent work (in general) on the last and challenging lab assignment to be explained in this paper.
The rest of the paper is organized as follows: Some previous work is reviewed first. We then go over our lecture materials; we also take a quick look at our lab assignments, and then will present some test results. The last section is the conclusion.
Previous work
Pang proposes an integration of online tools for digital circuit design to provide students with an active learning environment [6] . Logicly, Multisim, Modelsim and a FPGA-based design software are considered in this work, where Verilog is used as the hardware description language for FPGA synthesis. However, the topics covered to teach this language are not presented in the paper. In [7] Fida El-Din and Krad use the same CAD tool and development board as we use to add a lab project to a Computer Architecture and Organization course. This project is about modeling, simulation and FPGA synthesis of an 8-bit Arithmetic and Login Unit. However, the paper does not show the lecture materials to teach VHDL. Wang explains his VHDL teaching experience in [8] . The challenge is his work is also to teach a minimum subset of VHDL in an introductory course; however, the topics and therefore the order they are taught are not shown in this paper. Additionally and unlike this work, we do not teach variables in our introductory course as we believe that this concept will cause confusion while it is not necessary to know variables to perform the lab assignments of this course. In [9] Wang and Goryll describe their Online Digital Design Course. They use a CAD tool called Logisim [10] . Logisim is an educational simulator for digital circuits. It takes graphical description of hierarchical circuits through a user friendly interface. We have, however, used CAD tools that are widely used in academia. Vera et al explain the challenges they faced to set up a reconfigurable lab that was used to teach students a first course in digital design [11] . They explain the lab work, but unfortunately the lecture topics and how they are presented are not provided.
Lecture materials
In this section, we will present the sequence of topics, the slides under each subtopic and approximate amount of time spent on each subtopic to cover VHDL modeling and FPGA synthesis of digital circuits in this introductory course. Please note that before our students are exposed to VHDL modeling of digital circuits, they learn the concepts and non-VHDL design of the digital circuits. Additionally, they spend two hours (or more) per week in the lab to go over the lab assignments and do the lab assignments in which VHDL and FPGAs are used from week 3 through week 10. We also use part of our lecture time to better prepare for the lab assignments.
The following The 100 lecture slides are presented in the appendix at the end of the paper. Please note that we have made some minor changes to the lecture PowerPoint slides to get a better fit for this paper. We have also added some text for clarification purposes.
From our experience in teaching this class for many years, we recommend that the following two points should always be taken into consideration in order to avoid common confusions:
1-Students should frequently be reminded that logic gates in FPGAs are realized using LookUp Tables (LUTs) , unlike semicustom or full-custom VLSI. See Slide 4.
2-Students should be encouraged and convinced to look at different pieces of a VHDL code as different pieces of hardware. This will significantly help them better understand the concurrency that naturally exists in this language.
As a final comment before reviewing the slides, we would like to mention that in order to further minimize the material covered in this introductory course, the following two topics may be omitted without significantly affecting students' ability to model complex digital circuits in this introductory course: Selected Signal Assignments; Case Statements.
Lab assignments
Week 1 (basic concepts on discrete and manual logic): Truth Tables and Voltage Tables  Analysis of Simple In this lab and after an introductory assignment, students build a min-max circuit. They also build the following circuit:
The circuit takes eight request lines and determines two of them that have the highest priorities among all the asserted inputs.
Fostering an Entrepreneurial Mindset through a Jigsaw-Puzzle Model
In this lab, students are provided with a library of components or puzzle pieces as well as the user guide of a product and possibly some other reading material. The user guide explains how the product works. The library contains all the necessary puzzle pieces to build the product. Students will go over the user guide to understand the underlying product. Then considering what they have available in the library, students will design the product by putting the puzzle pieces together. Once they come up with an initial idea and are done with their first draft of the design, students will collaborate with others who work on the same product to resolve all the possible issues and come up with the functional product. We have recently crafted a paper to report our novel idea of Jigsaw-Puzzle model, and its implementation. The paper is currently under review. Students model, implement and test a sequence detector. They also model, implement and test an LED controller that turns an LED on and off through one pushbutton. The system frequency is 50 MHz.
Weeks 8 through 10:
Fostering an Entrepreneurial Mindset through a Producer-Customer Model. In the rest of this section we will briefly go over the idea that we developed and used in this lab assignment. Interested readers may refer to our recent paper that was published based on this work [12] .
Students work in groups of 3 to 5. Each team will play the role of a customer of a product as well as the producer for another product. There are two different types of products:
Some of the customers are provided with defective products each with one or more undisclosed "Implementation Deviations from the Specification", i.e. a product that does not work as it should. The customer will then critically examine the product to identify the discrepancies between the product's behavior and the product's user guide. The discrepancies will then be discussed with a producer who will understand the voice of the customer and work on the defective product to eventually locate the discrepancies and fix the product to match the user guide. The producer will also resolve the customer's possible misunderstandings.
The other customers each will receive either a performance-improvable or a size-improvable product, i.e., a product that can be improved to get a faster product or to get a smaller product, respectively. The customer will then critically examine the "how it works" of the product to see how it can be improved in the relevant domain: performance or size. The customer will then discuss their findings with a producer who will understand the voice of the customer and work on the improvable product to eventually improve it. The producer will also resolve the customer's possible misunderstandings.
Test results
Students are encouraged to prepare and use a double-sided cheat sheet on the tests.
Twenty students took the following test:
Look at the transition The students' test scores are summarized in the following The students' test scores are summarized in the following table:
Eleven students took the following test:
Question: A logic diagram for a 4-bit counter is illustrated here. Write a neat, complete and indented VHDL code to behaviorally describe this counter.
Notes:
Negation sign, ~, has not been appended to active-low inputs, if any. Where clk is the clock signal. This is to help you write a more readable code in a less error-prone format!
The students' test scores are summarized in the following table:
Conclusion
In this paper we shared our experience in developing a first course in VHDL modeling and FPGA synthesis of digital circuits that result in a so-called 2-dimentional course. The first dimension is the traditional design of digital circuits, in which different components are drawn on paper, and properly interconnected. This can then be transferred onto a breadboard using offthe-shelf chips wired manually. The second dimension of this course is how to use FPGAs, cutting edge technology, instead of discrete components. We addressed the three major challenges that an instructor normally faces in developing such a course. Our achievements in this course design (that can be easily used by our colleagues) are summarized as follows:
• What lecture topics to choose • What order to choose to cover the lecture topics We finally presented students' test results, which are encouraging. However, we aim for continuous improvement. We see that some students are not very comfortable with preparing good cheat sheets. Some may even do not appreciate how useful a cheat sheet is to answer test questions better and faster, or they may not realize how cheat-sheet preparation by itself provides students with a deeper understanding of the concepts. A couple of students may occasionally forget to prepare and bring one. Writing a good cheat sheet is a skill, and we plan on spending some time to help students improve this skill. We believe that cheat sheet preparation is the counterpart of what we do in professional ASIC design: When we decide to develop a code, we do not normally do it from scratch; we look at the codes that we have already designed and tested, and then choose the closest one to what we need in the current project. We then make the necessary changes to tailor the (old) code to our needs. We believe that this step will greatly improve our students' performance and their test results.
• 
Structural Modeling
Reuse ( Example: Synchronous bit-serial input stream is received on a single line, data. Develop a state diagram with two inputs, R_n (active-low reset) and data, and one output, found, such that found will be pulled up only with the '0' of any "10" sequence on data line provided that the reset input is deasserted. The state machine will then wait to be reset in order to resume the above cycle. It is reset by two consecutive zeros in the input stream. An asserted R_n will also send the machine to the reset state. R_n may be asserted in any state. R_n has priority over data. 
